

Claims

We claim:

1. A multi-layered interconnect structure, comprising:
 - a thermally conductive layer including first and second opposing surfaces;
 - a first and a second dielectric layer positioned on the first and the second opposing surfaces, respectively, of the thermally conductive layer;
 - first and second pluralities of electrically conductive members positioned on said first and second dielectric layers, respectively;
 - a first electrically conductive layer within said first dielectric layer;
 - a second electrically conductive layer within said first dielectric layer and positioned between said first electrically conductive layer and said thermally conductive layer, wherein said second electrically conductive layer comprises a first plurality of shielded signal conductors;
 - a plated through hole through the multi-layered interconnect structure electrically connected to at least one member of said first plurality of electrically conductive members, to at least one of said first plurality of shielded signal conductors, and to at least one member of said second plurality of electrically conductive members; and
 - a third dielectric layer positioned on said first dielectric layer and on portions of said first plurality of electrically conductive members, said third dielectric layer substantially overlying said plated through hole, and wherein said third dielectric layer includes a first high density interconnect layer for providing an electrical path from a first electronic device to the first

1 plurality of shielded signal conductors..

1 2. The multi-layered interconnect structure of claim 1, wherein said third dielectric layer includes
2 a resin comprising an allylated polyphenylene ether.

1 3. The multi-layered interconnect structure of claim 1, wherein a coefficient of thermal expansion
2 (CTE) of the thermally conductive layer is between about one third and about two thirds of an
3 overall CTE of the multi-layered interconnect structure.

4. The multi-layered interconnect structure of claim 1, further comprising a plated blind via in the
third dielectric layer, wherein the plated blind via is conductively coupled to the at least one
member of said first plurality of electrically conductive members.

5. The multi-layered interconnect structure of claim 4, further comprising a first electronic device
conductively coupled to the plated blind via.

1 6. The multi-layered interconnect structure of claim 5, wherein the first electronic device is
2 selected from the group consisting of the semiconductor chip and the circuitized substrate.

1 7. The multi-layered interconnect structure of claim 1, further comprising:
2 a third electrically conductive layer within said second dielectric layer;
3 a fourth electrically conductive layer within said second dielectric layer and positioned

4 between said third electrically conductive layer and said thermally conductive layer, wherein said
5 fourth electrically conductive layer comprises a second plurality of shielded signal conductors;
6 and

7 a fourth dielectric layer positioned on said second dielectric layer and on portions of said
8 second plurality of electrically conductive members, said fourth dielectric layer substantially
9 overlying said plated through hole, wherein said fourth dielectric layer includes a second high
10 density interconnect layer for providing an electrical path from a second electronic device to the
11 second plurality of shielded signal conductors.

8. The multi-layered interconnect structure of claim 7, wherein said fourth dielectric layer
includes a resin comprising an allylated polyphenylene ether.

9. The multi-layered interconnect structure of claim 7, further comprising:

a first plated blind via in the third dielectric layer, wherein the first plated blind via is
conductively coupled to the at least one member of said first plurality of electrically conductive
members; and

a second plated blind via in the fourth dielectric layer, wherein the second plated blind via
is conductively coupled to the at least one member of said second plurality of electrically
conductive members.

10. The multi-layered interconnect structure of claim 9, further comprising:

a first solder connection conductively coupled to the first plated blind via;

1 a second solder connection conductively coupled to the second plated blind via;
2 a first electronic device conductively coupled by the first solder connection to the first
3 plated blind via; and
4 a second electronic device conductively coupled by the second solder connection to the
5 second plated blind via.

1 11. The multi-layered interconnect structure of claim 10, wherein the first electronic device is a
2 semiconductor chip, and wherein second electronic device is the circuitized substrate.

1 12. The multi-layered interconnect structure of claim 10, wherein the multi-layered interconnect
2 structure has an overall CTE that will not cause failure of: the first solder connection, the second
3 solder connection, and interconnection within the multi-layered interconnect structure.

1 13. The multi-layered interconnect structure of claim 10, wherein the difference between an
2 overall CTE of the multi-layered interconnect structure and a CTE of the first electronic device is
3 between about 40% and about 60% of the difference between a CTE of the second electronic
4 device and the CTE of the first electronic device.

1 14. A method of making a multi-layered interconnect structure, comprising the steps of:
2 providing a thermally conductive layer including first and second opposing surfaces;
3 forming first and second dielectric layers on said first and second opposing surfaces,
4 respectively, of said thermally conductive layer;
5 forming first and second pluralities of electrically conductive members on said first and
6 second dielectric layers, respectively;
7 forming a first electrically conductive layer within said first dielectric layer;
8 forming a second electrically conductive layer within said first dielectric layer and
9 positioned between said first electrically conductive layer and said thermally conductive layer,
10 wherein said second electrically conductive layer comprises a first plurality of shielded signal
11 conductors;
12 forming a plated through hole through the multi-layered interconnect structure electrically
13 connected to at least one member of said first plurality of electrically conductive members, to at
14 least one of said first plurality of shielded signal conductors, and to at least one member of said
15 second plurality of electrically conductive members; and
16 forming a third dielectric layer on said first dielectric layer and on portions of said first
17 plurality of electrically conductive members, said third dielectric layer substantially overlying
18 said plated through hole, and wherein said third dielectric layer includes a first high density
19 interconnect layer for providing an electrical path from a first electronic device to the first
20 plurality of shielded signal conductors.

1 15. The method of claim 14, wherein a coefficient of thermal expansion (CTE) of the thermally
2 conductive layer is between about one third and about two thirds of an overall CTE of the multi-
3 layered interconnect structure.

1 16. The method of claim 14, wherein said third dielectric layer includes a resin comprising an
2 allylated polyphenylene ether.

1 17. The method of claim 16, wherein the step of forming a third dielectric layer comprises:
2 providing a sheet that includes a layer of the resin on a rough surface of a metal foil;
3 placing the sheet on said first dielectric layer and on said first plurality of electrically
4 conductive members, wherein the metal foil is exposed;
5 pressurizing the multi-layered interconnect structure at a pressure, elevated temperature,
6 and for a time duration necessary for the resin to cure and for the layer of the resin to adhesively
7 laminate to said first dielectric layer and to said first plurality of electrically conductive members;
8 and
9 removing the metal foil, leaving an exposed rough surface of the layer of resin that is
10 complementary to the rough surface of the first metal foil.

1 18. The method of claim 17, wherein the metal foil includes copper.

1 19. The method of claim 17, wherein the removing step includes etching away the metal foil.

1 20. The method of claim 17, further comprising oxidizing exposed surfaces of the first plurality
2 of electrically conductive members, before the step of placing the sheet.

1 21. The method of claim 17, wherein the pressure is between about 1000 psi and about 2000 psi,
2 the temperature is between about 180°C and about 210°C, and the time exceeds about 90
3 minutes.

1 22. The method of claim 14, further comprising forming a plated blind via in the third dielectric
2 layer, wherein a the plated blind via is conductively coupled to the at least one member of said
first plurality of electrically conductive members.

23. The method of claim 22, further comprising conductively coupling an electronic device to the
plated blind via.

24. The method of claim 23, wherein the electronic device is selected from the group consisting
of a semiconductor chip and a circuitized substrate.

1 25. The method of claim 23, wherein the electronic device is the semiconductor chip, and
2 wherein the step of coupling the semiconductor chip to the plated blind via includes:

3 applying a first solder paste onto the plated blind via; and

4 reflowing the first solder paste to form a solder connection;

5 applying a second solder paste onto the solder connection;

positioning a contact member of the semiconductor chip on the solder connection; and
reflowing the second solder paste to conductively couple the semiconductor chip to the
plated blind via.

26. The method of claim 14, further comprising:

forming a third electrically conductive layer within said second dielectric layer;
forming a fourth electrically conductive layer within said second dielectric layer and
positioned between said third electrically conductive layer and said thermally conductive layer,
wherein said fourth electrically conductive layer comprises a second plurality of shielded signal
conductors; and

forming a fourth dielectric layer on said second dielectric layer and on portions of said
second plurality of electrically conductive members, said fourth dielectric layer substantially
overlying said plated through hole, wherein said fourth dielectric layer includes a second high
density interconnect layer for providing an electrical path from a second electronic device to the
second plurality of shielded signal conductors.

27. The method of claim 26, wherein said fourth dielectric layer includes a resin comprising an
allylated polyphenylene ether.

28. The method of claim 27, wherein the steps of forming a third dielectric layer and a fourth
dielectric layer comprise:

providing a first sheet that includes a first layer of the resin on a rough surface of a first

metal foil;

providing a second sheet that includes a second layer of the resin on a rough surface of a second metal foil;

placing the first sheet on said first dielectric layer and on said first plurality of electrically conductive members, wherein the first metal foil is exposed;

placing the second sheet on said second dielectric layer and on said second plurality of electrically conductive members, wherein the second metal foil is exposed;

pressurizing the multi-layered interconnect structure at a pressure, elevated temperature, and for a time duration necessary for the resin to cure, for the first layer of the resin to adhesively laminate to said first dielectric layer and to said first plurality of electrically conductive members, and for the second layer of the resin to adhesively laminate to said second dielectric layer and to said second plurality of electrically conductive members;

removing the first metal foil, leaving an exposed rough surface of the first layer of resin that is complementary to the rough surface of the first metal foil; and

removing the second metal foil, leaving an exposed rough surface of the second layer of resin that is complementary to the rough surface of the second metal foil.

29. The method of claim 28, further comprising:

oxidizing exposed surfaces of the first plurality of electrically conductive members, before the step of placing the first sheet; and

oxidizing exposed surfaces of the second plurality of electrically conductive members, before the step of placing the second sheet.

1 30. The method of claim 28, wherein the pressure is between about 1000 psi and about 2000 psi,
2 the temperature is between about 180 °C and about 210 °C, and the time exceeds about 90
3 minutes.

1 31. The method of claim 26, further comprising:

2 forming a first plated blind via in the third dielectric layer, wherein the first plated blind
3 via is conductively coupled to the at least one member of said first plurality of electrically
4 conductive members; and

5 forming a second plated blind via in the fourth dielectric layer, wherein the second plated
6 blind via is conductively coupled to the at least one member of said second plurality of
7 electrically conductive members.

1 32. The method of claim 31, further comprising:

2 forming a first solder connection conductively coupled to the first plated blind via;
3 forming a second solder connection conductively coupled to the second plated blind via;
4 conductively coupling a first electronic device, by the first solder connection, to the first
5 plated blind via; and
6 conductively coupling a second electronic device, by the second solder connection, to the
7 second plated blind via.

1 33. The method of claim 32, wherein the first electronic device is a semiconductor chip, and
2 wherein second electronic device is a circuitized substrate.

1 34. The method of claim 32, wherein the multi-layered interconnect structure has an overall CTE
2 that prevents failure of: the first solder connection, the second solder connection, and
3 interconnection within the multi-layered interconnect structure.

1 35. The method of claim 32, wherein the difference between an overall CTE of the multi-layered
2 interconnect structure and a CTE of the first electronic device is between about 40% and about
3 60% of the difference between a CTE of the second electronic device and the CTE of the first
4 electronic device.